Toggle navigation
Create Profile
Login
Find Friends
Palanir Deeksha Bhat
Design/verification Engineer
Bangalore
,
Karnataka
| Others
Education : Other
Working for : Infineon Technologies AG
Post : Master Thesis Student At Infineon Technologies AG
Login to Connect
Register
Advertisements
Connections
No Connections
Educational Qualifitication
Last updated on 2016-12-23 01:02:49
Palanir Deeksha Bhat completed her graduation Other from Masters In Germany, Bachelors In India (Electronics), in the year of 2016
Professional Area
Last updated on 2016-12-23 01:02:49
Palanir Deeksha Bhat is Design/Verification Engineer and have 2 years of work experience
Currently working as Master Thesis Student At Infineon Technologies AG
at Infineon Technologies AG
Key Skills
Last updated on 2016-12-23 01:02:49
SYSTEMVERILOG
UVM METHOLOGY FOR VE..
VERILOG AND VHDL
are one of expert skill area's of Palanir Deeksha Bhat .
Industry of Work
Last updated on 2016-12-23 01:02:49
Palanir Deeksha Bhat is working in Others industry.
Location
Last updated on 2016-12-23 01:02:49
Palanir Deeksha Bhat belong to Bangalore, Karnataka and now living in Bangalore
Advertising
Advertisements
Similar Skills People
SYSTEMVERILOG
UVM METHOLOGY FOR VE..
VERILOG AND VHDL
Advertisements
Top Jobs
Aiims Jodhpur
, Project Research Scientist & Project Technical Support Staff
Delhi Jal Board
, Junior Assistant Post, Check Application Form
Rajasthan Police
, Police Constable Bharti , Apply Here
Bank Of India
, Specialist Officer, Apply Here Now
NVS
, 1399 NON Teaching Positions, Download Application Form
Dtu
, Faculty, Assistant Professor on 158 Posts
Advertising
Similar People
×
Send Message
Subject
Enter your subject.
Message
Enter your message.
Send
Cancel