Raghu Chigullapally

Raghu Chigullapally

Validation Engineer
Hyderabad, Andhra Pradesh | IT Software
Education : B.E. - B.Tech
Working for : Cerium Systems Pvt Ltd
Post : Validation Engineer
Login to Connect Register
Advertisements
Connections
No Connections
Female Graduate
Educational Qualifitication
Last updated on 2016-09-08 18:27:09
Raghu Chigullapally completed his graduation B.E. - B.Tech from SLCs Institute Of Engineering And Technology, in the year of 2011
Account and Control
Professional Area
Last updated on 2016-09-08 18:27:09
Raghu Chigullapally is Validation Engineer and have 3 years of work experience
Currently working as Validation Engineer at Cerium Systems Pvt Ltd
Tools
Key Skills
Last updated on 2016-09-08 18:27:09
FPGA BASED SYSTEM DE.. FPGA PROTOTYPING FPGA SYNTHESIS ON XI.. FPGA DESIGN FPGA SIMULATION AND .. FPGAS VALIDATION VALIDATION PLAN ASIC DESIGN ASIC DESIGN OF DIGIT..
are one of expert skill area's of Raghu Chigullapally .
Engineering
Industry of Work
Last updated on 2016-09-08 18:27:09
Raghu Chigullapally is working in IT Software industry.
maps
Location
Last updated on 2016-09-08 18:27:09
Raghu Chigullapally belong to Hyderabad, Andhra Pradesh and now living in Hyderabad
Advertising
Advertisements
Similar Skills People
FPGA BASED SYSTEM DE..
Radha PriyaAbhinav behlJatin AnandAugnes PaulSreerama Pavan Manu RajeshSRIVATSA V GPriya AmulrajSaunak Kantibhai BhalsodADEPU MOUNIKAsuganthi
FPGA Prototyping
Radha PriyaAbhinav behlJatin AnandAugnes PaulSreerama Pavan Manu RajeshSRIVATSA V GPriya AmulrajSaunak Kantibhai BhalsodADEPU MOUNIKAsuganthi
FPGA SYNTHESIS ON XI..
Radha PriyaAbhinav behlJatin AnandAugnes PaulSreerama Pavan Manu RajeshSRIVATSA V GPriya AmulrajSaunak Kantibhai BhalsodADEPU MOUNIKAsuganthi
FPGA Design
Radha PriyaAbhinav behlJatin AnandAugnes PaulSreerama Pavan Manu RajeshSRIVATSA V GPriya AmulrajSaunak Kantibhai BhalsodADEPU MOUNIKAsuganthi
FPGA SIMULATION AND ..
Radha PriyaAbhinav behlJatin AnandAugnes PaulSreerama Pavan Manu RajeshSRIVATSA V GPriya AmulrajSaunak Kantibhai BhalsodADEPU MOUNIKAsuganthi
FPGAs
TAPAS ROUTSourabh jainAsit Mishrashridhara sB.Siva Nageswara Raoprasannabalaji chilukotiTHIMMAIAH C BSANTOSH ELANGADIABIN ABRAHAM OOMMEN
Validation
Yazhini TBenushaSenthil kumarVidyashri MalliKapil Sanjay SanePola Sreenathtushar sethiAnnuMIHIR GALAMD FIRDOS KHAN
Validation Plan
Yazhini TBenushaSenthil kumarVidyashri MalliKapil Sanjay SanePola Sreenathtushar sethiAnnuMIHIR GALAMD FIRDOS KHAN
Asic Design
Boddeti prasanthkumarshraddha singhLaukik Deepak DeshpandeAmit V. SonurkarAkash ArdeshanachaithrashreeRAJEEV RANJANChanchal S ChandranSmriti NandaBhagavan krishna
ASIC DESIGN OF DIGIT..
Boddeti prasanthkumarshraddha singhLaukik Deepak DeshpandeAmit V. SonurkarAkash ArdeshanachaithrashreeRAJEEV RANJANChanchal S ChandranSmriti NandaBhagavan krishna
Advertisements
Top Jobs
Advertising
Similar People