Raghu Chigullapally

Raghu Chigullapally

Validation Engineer
Hyderabad, Andhra Pradesh | IT Software
Education : B.E. - B.Tech
Working for : Cerium Systems Pvt Ltd
Post : Validation Engineer
Login to Connect Register
Connections
No Connections
Female Graduate
Educational Qualifitication
Last updated on 2016-09-08 18:27:09
Raghu Chigullapally completed his graduation B.E. - B.Tech from SLCs Institute Of Engineering And Technology, in the year of 2011
Account and Control
Professional Area
Last updated on 2016-09-08 18:27:09
Raghu Chigullapally is Validation Engineer and have 3 years of work experience
Currently working as Validation Engineer at Cerium Systems Pvt Ltd
Tools
Key Skills
Last updated on 2016-09-08 18:27:09
FPGA BASED SYSTEM DE.. FPGA PROTOTYPING FPGA SYNTHESIS ON XI.. FPGA DESIGN FPGA SIMULATION AND .. FPGAS VALIDATION VALIDATION PLAN ASIC DESIGN ASIC DESIGN OF DIGIT..
are one of expert skill area's of Raghu Chigullapally .
Engineering
Industry of Work
Last updated on 2016-09-08 18:27:09
Raghu Chigullapally is working in IT Software industry.
maps
Location
Last updated on 2016-09-08 18:27:09
Raghu Chigullapally belong to Hyderabad, Andhra Pradesh and now living in Hyderabad
Advertising
Similar Skills People
FPGA BASED SYSTEM DE..
Abhinav behlJatin AnandAugnes PaulSreerama Pavan Manu RajeshSRIVATSA V GPriya AmulrajSaunak Kantibhai BhalsodADEPU MOUNIKAsuganthiNitin dsharma
FPGA Prototyping
Abhinav behlJatin AnandAugnes PaulSreerama Pavan Manu RajeshSRIVATSA V GPriya AmulrajSaunak Kantibhai BhalsodADEPU MOUNIKAsuganthiNitin dsharma
FPGA SYNTHESIS ON XI..
Abhinav behlJatin AnandAugnes PaulSreerama Pavan Manu RajeshSRIVATSA V GPriya AmulrajSaunak Kantibhai BhalsodADEPU MOUNIKAsuganthiNitin dsharma
FPGA Design
Abhinav behlJatin AnandAugnes PaulSreerama Pavan Manu RajeshSRIVATSA V GPriya AmulrajSaunak Kantibhai BhalsodADEPU MOUNIKAsuganthiNitin dsharma
FPGA SIMULATION AND ..
Abhinav behlJatin AnandAugnes PaulSreerama Pavan Manu RajeshSRIVATSA V GPriya AmulrajSaunak Kantibhai BhalsodADEPU MOUNIKAsuganthiNitin dsharma
FPGAs
TAPAS ROUTSourabh jainAsit Mishrashridhara sB.Siva Nageswara Raoprasannabalaji chilukotiTHIMMAIAH C BSANTOSH ELANGADIABIN ABRAHAM OOMMEN
Validation
Praveen AdepuNAZEER HUSSAINKeshav PoddarAkansha SharmaSharana GoudaRAM HIPPARAGIYuvarajAaditya Vashishtha MishraTejas Dilip ChaudhariRupa ganesh Palani
Validation Plan
Praveen AdepuNAZEER HUSSAINKeshav PoddarAkansha SharmaSharana GoudaRAM HIPPARAGIYuvarajAaditya Vashishtha MishraTejas Dilip ChaudhariRupa ganesh Palani
Asic Design
shraddha singhLaukik Deepak DeshpandeAmit V. SonurkarAkash ArdeshanachaithrashreeRAJEEV RANJANChanchal S ChandranSmriti NandaBhagavan krishnaMayank Srivastava
ASIC DESIGN OF DIGIT..
shraddha singhLaukik Deepak DeshpandeAmit V. SonurkarAkash ArdeshanachaithrashreeRAJEEV RANJANChanchal S ChandranSmriti NandaBhagavan krishnaMayank Srivastava
Top Jobs
Indian Railways , Cultural Quota Post   Iit Bhubaneswar , Internship Programme   Diat Defence Institute Of Advanced Technology , Ph.D. Programmes   Gpsc , State Tax Inspector   Hssc , Sub Inspector Police   Goa Shipyard Limited , Apprenticeship Training  
Advertising
Similar People