Raghu Chigullapally

Raghu Chigullapally

Validation Engineer
Hyderabad, Andhra Pradesh | IT Software
Education : B.E. - B.Tech
Working for : Cerium Systems Pvt Ltd
Post : Validation Engineer
Login to Connect Register
Connections
No Connections
Female Graduate
Educational Qualifitication
Last updated on 2016-09-08 18:27:09
Raghu Chigullapally completed his graduation B.E. - B.Tech from SLCs Institute Of Engineering And Technology, in the year of 2011
Account and Control
Professional Area
Last updated on 2016-09-08 18:27:09
Raghu Chigullapally is Validation Engineer and have 3 years of work experience
Currently working as Validation Engineer at Cerium Systems Pvt Ltd
Tools
Key Skills
Last updated on 2016-09-08 18:27:09
FPGA BASED SYSTEM DE.. FPGA PROTOTYPING FPGA SYNTHESIS ON XI.. FPGA DESIGN FPGA SIMULATION AND .. FPGAS VALIDATION VALIDATION PLAN ASIC DESIGN ASIC DESIGN OF DIGIT..
are one of expert skill area's of Raghu Chigullapally .
Engineering
Industry of Work
Last updated on 2016-09-08 18:27:09
Raghu Chigullapally is working in IT Software industry.
maps
Location
Last updated on 2016-09-08 18:27:09
Raghu Chigullapally belong to Hyderabad, Andhra Pradesh and now living in Hyderabad
Advertising
Similar Skills People
FPGA BASED SYSTEM DE..
Augnes PaulSreerama Pavan Manu RajeshSRIVATSA V GPriya AmulrajSaunak Kantibhai BhalsodADEPU MOUNIKAsuganthiNitin dsharmaMOHD AAQUIB ANSARISaurav Sarkar
FPGA Prototyping
Augnes PaulSreerama Pavan Manu RajeshSRIVATSA V GPriya AmulrajSaunak Kantibhai BhalsodADEPU MOUNIKAsuganthiNitin dsharmaMOHD AAQUIB ANSARISaurav Sarkar
FPGA SYNTHESIS ON XI..
Augnes PaulSreerama Pavan Manu RajeshSRIVATSA V GPriya AmulrajSaunak Kantibhai BhalsodADEPU MOUNIKAsuganthiNitin dsharmaMOHD AAQUIB ANSARISaurav Sarkar
FPGA Design
Augnes PaulSreerama Pavan Manu RajeshSRIVATSA V GPriya AmulrajSaunak Kantibhai BhalsodADEPU MOUNIKAsuganthiNitin dsharmaMOHD AAQUIB ANSARISaurav Sarkar
FPGA SIMULATION AND ..
Augnes PaulSreerama Pavan Manu RajeshSRIVATSA V GPriya AmulrajSaunak Kantibhai BhalsodADEPU MOUNIKAsuganthiNitin dsharmaMOHD AAQUIB ANSARISaurav Sarkar
FPGAs
TAPAS ROUTSourabh jainAsit Mishrashridhara sB.Siva Nageswara Raoprasannabalaji chilukotiTHIMMAIAH C BSANTOSH ELANGADIABIN ABRAHAM OOMMEN
Validation
Keshav PoddarAkansha SharmaSharana GoudaRAM HIPPARAGIYuvarajAaditya Vashishtha MishraTejas Dilip ChaudhariRupa ganesh PalaniDharmandra Kumarsatya naresh vepuri
Validation Plan
Keshav PoddarAkansha SharmaSharana GoudaRAM HIPPARAGIYuvarajAaditya Vashishtha MishraTejas Dilip ChaudhariRupa ganesh PalaniDharmandra Kumarsatya naresh vepuri
Asic Design
Amit V. SonurkarAkash ArdeshanachaithrashreeRAJEEV RANJANChanchal S ChandranSmriti NandaBhagavan krishnaMayank SrivastavaGovind sagar Varanasivivek k
ASIC DESIGN OF DIGIT..
Amit V. SonurkarAkash ArdeshanachaithrashreeRAJEEV RANJANChanchal S ChandranSmriti NandaBhagavan krishnaMayank SrivastavaGovind sagar Varanasivivek k
Top Jobs
Sbi , Doctoral Research Fellowship   Indian Army , Short Service Commission Officer Vacancy   Pawan Hans , Station Manager Vacancy   Mpsc , State Tax Inspector   Nkgsb Co op Bank , Clerical Grade   Mpsc , Vacancie For Group-B  
Advertising
Similar People